This paper presents a transceiver module for human body communications whereby a spread signal with a group of 64 Walsh codes is directly transferred through a human body at a chip rate of 32 Mcps. Frequency selective digital transmission moves the signal spectrum over 5 MHz without continuous frequency modulation and increases the immunity to induced interference by the processing gain. A simple receiver structure with no additional analog circuitry for the transmitter has been developed and has a sensitivity of 250 μV pp . The high sensitivity of the receiver makes it possible to communicate between mobile devices using a human body as the transmission medium. It enables half-duplex communication of 2 Mbps within an operating range of up to 170 cm between the ultra-mobile PCs held between fingertips of each hand with a packet error rate of lower than 10 -6 . The transceiver module consumes 59 mA with a 3.3 V power supply.
I. Introduction
As the demand for wireless networks for mobile devices, such as cellular phones, PDAs, MP3 players, and digital cameras, increases, easier and more convenient techniques to connect heterogeneous devices together are required. Following the introduction of several wireless networks, such as Bluetooth, wireless LAN, Zigbee, and UWB, numerous efforts have been made to reduce their power consumption as this is an essential requirement for mobile devices [1] . However, the proposed techniques have an inherent limit in terms of their power consumption because they have to modulate a baseband signal onto the carrier frequency to transmit data between separated points through the air. In addition, in terms of user convenience, they require time and effort to set up the network. One of the candidates for a ubiquitous network is human body communication (HBC), where the human body is used as a transmission medium. HBC is a promising candidate for the operation of low-power devices on the body as a means to serve a variety of applications that include consumer electronics and personal entertainment in a body area network (BAN) and is in process of standardization by the IEEE 802.15 Task Group 6 (TG 6) [2] .
An insufficient understanding of the channel characteristic in which a baseband signal is directly transmitted through a human body has restricted the practical use of HBC systems. [3] . Consideration of outside noises from a cathode ray tube monitor, drier, mobile phone, and so on was taken into account by Keisuke and others [4] . Recent papers have reported new schemes to overcome interference from electronic devices and wireless sources, such as PC monitors, cordless phones, FM radio broadcasting towers, and so on [5] , [6] . To improve the quality of HBC, especially to transmit a baseband signal directly to the human body, an interference model, as well as a channel model of the human body, should be made. A channel model including noise is offered over a frequency range of 5 MHz to 50 MHz [7] . The channel model for HBC is composed of the frequency response and the noise characteristics. The interference is modeled as noise with a Gaussian distribution. Its mean and variance are 0 and 2.55×10 -5 , respectively. An architecture based on a channel environment is thus proposed to overcome the problems stemming from induced strong electromagnetic waves to the human body emitted from household appliances and other devices, particularly below 5 MHz. By using a group of Walsh codes, the information is spread into a selected frequency without continuous frequency modulation using the carrier frequency [8] . The spread spectrum has the advantage of guaranteeing the quality of communication. This increases the resistance to interference of the human body originating from various appliances.
In this paper, a receiver structure for frequency selective digital transmission is proposed, and the design method is explained in detail. An output signal without any analogue circuitry has a binary state with 3.3 V pp . A comparator is used to detect zero crossing for a filtered output signal so that it has a binary state. This simple receiver scheme does not need an analog-to-digital converter (ADC) requiring a high sampling rate of high power consumption. A clock and data recovery (CDR) circuit is able to synchronize the frequency and phase from an input signal experienced in a human body channel. A receiver sensitivity of 250 μV pp minimum detection voltage can transfer multimedia data through a human body between mobile devices held in opposite hands with a data rate of 2 Mbps.
II. System Architecture
Background Signal and Interference
Since the study of personal area network (PAN) by Zimmerman [9] , the earliest research groups tried to find the optimum frequency for HBC in terms of signal loss [4] , [10] ; in addition, recent research has been conducted on interference [5] , [6] , [11] . However, there is no accurate method to define the signal loss from one point of the human body to another aimed at mobile applications such as hand-held phones. The moment a measurement probe is connected to the device under test (DUT), the measurement equipment expands the ground plane with the result that the receiver has more capacitive coupling to the ground as well as to the body and transmitter [12] . Even though small, battery-operated testing equipment may reduce the effect of ground coupling, it cannot eliminate this phenomenon. As a result, a process to de-embed an expanded ground effect from the measured signal loss through the human body should be performed. However, the complex coupling matrix among the transmitter, receiver, ground, and body caused by an additional ground plane is very difficult to calculate. Thus, signal loss is obtained using an electromagnetic simulation [13] , [14] .
In fact, the human body, which has a high dielectric constant and a large physical dimension, acts as an antenna in some frequency regions and receives and transmits unwanted electromagnetic waves from electronic devices. Induced strong electromagnetic fields interfere with HBC, especially in baseband transmission systems that occupy a wide band of the spectrum. An undesired electromagnetic field that originates from electronic devices around a person can be defined as interference that desensitizes the desired signal. It is essential to define not only the signal power but also the interference power at the receiver. There have been recent reports on the ambient environment and interference that is induced on the human body from electronic appliances [5] , [6] . The interference power spectrum indicates the candidate spectrum ranges for a novel HBC system. There is a narrow window between 10 MHz and 20 MHz in which the interference power is relatively low [6] .
Modulation
Based on the signal loss and interference, a novel modulation scheme that uses a group of spreading codes was proposed [8] . The modulator makes use of the 16 codes out of the 64 Walsh codes that have the highest fundamental frequencies. Figure 1 shows a block diagram of a modem and the operation of frequency selective digital transmission (FSDT). Serial input data becomes a 4-bit symbol by a serial-to-parallel (S2P) block. This 4-bit symbol becomes the index of the 16 codes out of 64 Walsh codes. If the source data rate is 2 Mbps, the symbol rate is 0.5 Msps (symbols per second) after serial-to-parallel converter. The final chip rate after the frequency selective (FS) spreader is then 32 Mcps (chips per second). A novel HBC system has the advantage of a high data rate and simple architecture. A previous system in [3] makes use of Manchester coding. The Manchester code always has a transition at the middle of each bit period. An error in transition will directly result in bit error. However, in the proposed FSDT method, chip errors up to 31 do not cause bit error. The spread baseband signal has only two consecutive identical chips, 00 or 11, and hence its fundamental frequency is located from 12 to 16 MHz with a clock frequency of 32 MHz. Through the use of the 16 spread codes with the highest fundamental frequencies, the baseband appears to be modulated with a carrier frequency of 14 MHz. Fig. 2 . BER performance of HBC using FSDT method.
The bit error rate (BER) performance is achieved as seen in Fig. 2 , assuming that timing synchronization is perfect and the received symbol is demodulated using the maximum likelihood detection method [8] . Frequency selective spreading has a certain resistance against interference, and the process gain of the spread spectrum improves the signal-to-interference ratio. In comparison with continuous frequency modulation, the proposed spreading scheme, which has a similar output spectrum, has the advantages of power consumption and chip area because it is implemented using only digital logic. In addition, it offers stable communication under the presence of strong jammers by dispreading the received signal. The FSDT method has robustness in HBC under the presence of various interferences. The Manchester code is used for a preamble composed of a 7-bit pseudo random bit sequence (PRBS) because it has a different frequency spectrum from the 16 spread codes used. A combination of frequency selective spreading and Manchester coding on a preamble allows no more than three consecutive identical chips for transmitting a signal. This loosens the specifications of the clock recovery and data retiming circuit.
Received Signal
No additional circuitry in the analog section is needed to transmit a baseband signal into a human body. A modem output of 3.3 V is used without modification. The receiver circuit design is based on the measured signal that is transferred from one hand of a human subject holding a transmitterconnected ultra-mobile PC (UMPC) to the other hand. The size of the ground plane is related to the signal loss between the transmitter and receiver. A larger ground plane enhances electric coupling so that the size of the ground plane for the receiver is decided considering the application. Regarding a mobile phone, a single electrode for the receiver is designed with an electrode size of 5 mm × 5 mm, considering the button size of a hand-held phone and a ground plane of 50 mm × 100 mm, which is a typical phone size. Adopting a single electrode is more user friendly than employing two electrodes for a signal and a ground. The measurement setup and measured signal, which has a strong low frequency of mainly around 50 kHz for a 110 mV pp , are shown in Fig. 3 . Figure 4 shows a zoomed-in graph of Point A of Fig. 3 , which is the start of a packet. The mathematical function of an oscilloscope can reject an undesired frequency from a measured signal. The measured signal is processed with the Math operations of the oscilloscope, a high-pass filter, and a 4th-order Bessel low-pass filter. A bandpass filter is implemented by combining a highpass filter with a low-pass filter, and it has cutoff frequencies of 8 MHz and 30 MHz using the mathematical function of an oscilloscope. The band passed signal has an amplitude of about 10 mV pp . A dummy pattern with periods of 0 and 1 with a 32 M chip rate during 2 µs is used to give a clock and data recovery (CDR) circuit an approximate reference frequency so that it reduces the time to align the phase within 2 µs. The Manchester-coded preamble has a 4-µs length with 128 bits.
Design of Analog Front End
An analog front end is designed based on the measured received signal on a human body. Signal propagation loss in the channel (P L ) is expressed in dB. It can be calculated as
where V RX is the received voltage, and V TX is the output voltage of the transmitter. If the output voltage of the transmitter V TX is 3.3 V pp and there is approximately 60-dB signal loss through the human body [6] , [12] , the receiver must have sensitivity of at least 3.3 mV pp . As introduced in [3] , the receiver separates the wanted signal from all other signals induced on the channel, amplifies it to a level suitable for further processing, and converts it into a binary state using a comparator. A CDR circuit can be used to align the binary date to the clock. Figure  5 shows a block diagram of the analog front end for HBC using FSDT. The first step is to define the gain of the amplifier. The gain of the receiver is decided based on the relationship between the minimum drive voltage of the comparator and the maximum faintness of a signal that can be received. Figure 6 shows a simplified diagram of an HBC system that has a transmitter with a tri-state output buffer, a human body channel, and a receiver front end with an amplifier and comparator. High-pass filters implemented by passive and active components are omitted because they have little effect on the signal amplitude in the passband. Because the human body is exposed to various appliances, the received signal not only has strong low frequency interference but also high-frequency interference with relatively low amplitude. Positive feedback should be used to provide hysteresis and increase immunity to highfrequency noise. This allows the filter to be used while still attenuating high-frequency interference. A comparator is designed with a minimum input drive voltage of 33 mV pp . Maximum path loss (P L , dB), based on various body positions, of 70 dB [6] has been reported.
To define the amplifier gain (G A ), the channel and amplifier are regarded as a single block, which is depicted in the dotted box in Fig. 6 . The gain of the block is related with the output voltage of the transmitter (V TX ) and the input drive voltage of the comparator (V COMP ) as follows:
If the signal experiences a maximum (P L ) of -80 dB and the comparator can be driven from an input signal of 33 mV pp , the amplifier should have a gain (G A ) of 40 dB. The receiver has sensitivity of 330 μV pp . The maximum path loss, taken into account considering various body positions, is -70 dB [6] , with loss variation of -5 dB and a receiver margin of -5 dB. To obtain sensitivity of 330 μV pp , an AD8367 and a TLV3501 are chosen as an amplifier and a comparator, respectively. The AD8367 has 45-dB variable gain and wide gain bandwidth product. The TLV3501 features minimum input driver voltage of 20 mV pp with a 16-MHz input signal.
The next step is to define the filter specifications. A Bessel filter with a maximally flat group delay preserving the wave shape in the passband is specified as the transfer function. Because the spread baseband in the proposed system is directly transmitted through a human body, its spectrum occupies a broad band. To find the characteristics of the filter type, a transient analysis is performed based on the measured data using an Agilent Advanced Design System. Based on the simulation, a 4th-order active high-pass filter is designed with an 8-MHz cutoff frequency. Adoption of hysteresis on the comparator (TLV3501), together with a 200-MHz gain bandwidth product of the operational amplifier IC (OPA 2356), can remove high-frequency noise within the received signal. This shows that the receiver can be composed of a simple highpass filter instead of a bandpass filter. This reduces its circuit complexity and power consumption. As a result, not only the bounce of the baseline but also the unwanted high-frequency noise is reduced at the end of the comparator. Induced noise of 60 Hz of alternating current, caused by electric power transmission and a fluorescent lamp, could be tens of volts on the human body. This is likely to saturate the active circuits with the power supply of 3.3 V used in the analog front end and thus should be reduced to as small a signal as the receiver can accommodate without saturation. A passive 2nd-order high-pass filter realized using an RC network offers a half of a VCC bias, which provides the maximum swing range of the received signal without saturation. Figure 7 shows a simulated signal from the electrode to the comparator under the proposed scheme based on measured data when comparing the transmitted data with a preamble of 2 µs. When comparing the mathematical bandpass filter applied using a passband of 8 MHz to 30 MHz on an oscilloscope, the proposed receiver can recover the original data using only a high-pass filter. Performance of the 4th-order active high-pass filter is evaluated using an eye diagram. Figure 8 shows the eye diagram of the output signal of the high-pass filter. It has eye width of 16.42 ns and eye height of 68.60 mV pp , which can drive a comparator. As shown in Fig. 8 , the processed signal has 4.6 ns root means square eye jitter. This originates from noise, induced interference, inter-symbol interference, and a band limited channel during signal transmission, as well as the physical limitation of the slew rate of the circuit and hysteresis of the comparator. The received signal is strongly amplified, filtered, and then switched rapidly between two levels, at which point data are finally recovered from the processed signal with jitter using a CDR circuit. A transmitted signal consisting of a spread signal using a group of Walsh codes and a Manchester-coded preamble is represented by a unipolar non-return-to-zero (NRZ) level with 0 V and 3.3 V. Without line coding, except for a preamble of 128 bits, all transmitted unipolar NRZ data have only two consecutive identical chips. This enables the proposed scheme to be used in asynchronous communications. The timing information is extracted and the chip stream regenerated using a CDR circuit from the received data while receiving a signal within a 2-chip delay. The CDR is used to provide the local oscillator during transmission by setting the control voltage of the VCO to a specific level, generally at the center of the supply voltage. Within a frame of 10 ms, the master and slave should exchange data once with each other. This technique can periodically initialize a frequency offset between the clocks of the master and slave within a few ppm and prevent clock frequency drift. In HBC, data transfer cannot be deliberately started and stopped, and thus a fast lock time is needed. The traditional frequency lock time of the phase lock loop used in a CDR is generally a few hundred microseconds. The slave operates as a receiver during a downlink and as a transmitter during an uplink. During the downlink, the control voltage is the output of the loop filter to track the transmitted signal. During the uplink, the control voltage is set at the center of the supply voltage to provide the center frequency as a local oscillator. The clocks of the master and slave only exhibit a phase difference within a limited time, that is, a frame length of 10 ms without buffer memory. In addition, dummy patterns of 2 µs composed of periodic data with 32 Mcps are used for training the CDR. The dummy pattern and oscillation mode during transmission can settle the control voltage to within 2 µs.
The proposed architecture, which provides immunity from ambient electronic interference, has a broad output spectrum obtained through the use of a group of Walsh codes and adopts a time division duplex (TDD). The asymmetry of the downlink and uplink data rates provides not only simple data exchange but also a streaming service of multimedia data. A TDD generally needs a single pole double throw switch that connects a single electrode to either the receiving or transmitting path switch that connects a single electrode to one receiving or transmitting path using the control voltage. When the switch is closed between the electrode and the receiver path, the transmit port of the modem is opened. If the output port of the modem is implemented using tri-state logic, the output port can assume a high-impedance state, and the switch in the analog front end can be removed. This also reduces the circuit complexity of the receiver.
III. Performance
The important parameters used to evaluate the performance of the receiver for FSDT are sensitivity, dynamic range, lock time, and lock range. 
Sensitivity
To measure the sensitivity of the proposed structure, a test pattern composed of a guard time of 2 µs, a dummy pattern of 2 µs, and a Manchester coded preamble of 4 µs is generated using a pulse pattern generator instead of a continuous wave. The guard time of 2 µs is the interval between transmission and reception. A preamble is suitable for the test pattern because it has the widest spectrum compared with those patterns using Walsh codes. Figure 9 shows the spectrum of the test pattern used with −80-dB attenuation for transmitting a signal of 2.5 V. Because the step attenuator has a maximum range of −80 dB, to generate less than 330 mV pp , the output voltage of the pulse pattern generator should be controlled. The main peak at 16 MHz originates from a dummy signal, which is composed of a periodic signal of 0 and 1 with a 32-M chip rate during 2 µs. As depicted in Fig. 9 , without continuous frequency modulation, the transmitting signal has a main spectrum between 8 MHz and 22 MHz. In addition, 16 codes out of the 64 Walsh codes used have a fundamental frequency located from 12 MHz to 16 MHz, operating with a 32-MHz clock frequency. Figure 10 shows the original waveform of the transmitted signal, which is stored in memory, and the recovered data at the end of the receiver from a test pattern with 250 µV pp . The recovered preamble signal has 11 mean chip errors out of 128 chips for transmitting 250 µV pp . Even though there are several chip errors in the period of the 4-µs preamble, they do not degrade the communication performance, as the proposed system ideally allows 32 chips per bit, that is, half of the total 64 Walsh codes.
Dynamic Range
If devices using HBC are in direct contact with each other, the available maximum input level may reach the output voltage of the transmitter, that is, 3.3 V. The receiver should have a very high dynamic range to handle a strong transmitting signal that is directly coupled through electrodes between the transmitter and receiver. The components are selected to drive the maximum rate of change and have a slew rate larger than 330 V/µs. The first gain block of the receiver, AD 8367, has a maximum input voltage of 700 mV pp to avoid input overload. It does not appear to accommodate large signal swings of 3.3 V pp . However, the proposed receiver structure converts an input analog signal into a binary form of 0 and 1. Even though the input signal is saturated and distorted, if the input signal of the comparator does not cross the low threshold voltage, it is determined to be 1. The proposed receiver scheme makes possible a wide dynamic range with high gain. The next block, operational amplifier OPA2356 used for the active high-pass filter, has 360 V/µs. These selections guarantee that the receiver can handle a signal of 32 Mcps with 3.3 V. As a result, the proposed receiver has a dynamic range of up to 3.3 V pp from 250 µV pp .
Lock Time and Lock Range
The proposed receiver structure using a CDR circuit extracts the clock and data from a jittered signal resulting from passing through a human body and processing the received signal. In transmit mode, the circuit adjusts the frequency of the local oscillator to the center frequency by the control signal of the TXE, which is depicted in Fig. 5 as a dotted box. Figure 11 shows the control voltage of the phase/frequency detector composed in the CDR with a loop bandwidth of 1 kHz in receive slave mode when downloading video audio data. In the receiving mode, a control voltage of the slave can track the frequency of the transmitter of the master. During transmission, the control voltage of the slave is set to half the supply voltage and generates the center frequency of the VCXO of the receiver. The frequency of the master and slave is periodically The performance of the proposed architecture for HBC is summarized in Table 1 . The proposed transceiver structure has a high sensitivity of -78 dBm and a wide dynamic range of 82 dB. It does not need complex circuitry such as analog blocks for a transmitter, a switch circuit for duplexing, a mixer for frequency translation, a low-pass filter for reducing highfrequency noise, or an ADC with fast sampling frequency. It can reduce power consumption as well as circuit complexity. Although the transceiver offers these advantages, and thus can be implemented by off-the-shelf components, much power is dissipated. Although the proposed scheme provides lower data rates compared to [5] , [6] , the data rate can be improved by modification of the spreading scheme while maintaining the structure of the analog front end. If the modulator uses a halflength of the Walsh code, which has a two times greater spreading factor, it will have the same chip rate at the output of the transmitter. Hence, it is not necessary to modify any circuit in the analog front end. Theoretically, the data rate is improved twice as fast and the signal to noise ratio is degraded by 3 dB. As seen in Table 1 , this work provides better BER performance at low-input power. The proposed FSDT scheme can thus improve the data rate and maintain the target BER while reducing processing gain in the spread spectrum signal.
Application
A prototype module of a dongle-type USB for HBC was made using the proposed transceiver and a modem for fixed and mobile applications. Figure 12 shows the prototype USB dongle for HBC, which has a single electrode. The dongle consists of two parts, analog and digital circuits. The digital circuit board contains a microprocessor and an HBC modem implemented with FSDT. The HBC modem is implemented in a Virtex-II field programmable gate array. The board sizes of the digital and analog circuits are 70 mm × 30 mm and 52 mm × 28 mm, respectively. The BER is measured, and multimedia data are transferred between the master held in one hand and the slave in the other. Figure 13 shows a demonstration in which multimedia data are successfully transferred through a human body between two UMPCs in opposite hands. In Fig. 13 , the images on the devices in the model's left hand and right hand are not the same. Delay in channel propagation and analog signal processing from the electrode to the CDR is less than 3 chips (1 chip = 31.25 ns). Other delay comes from processing an 8-ms packet and streaming with the application program. Under various positions of the host and slave, the packet error rate remains below 10 -6
.
IV. Conclusion
A simple transceiver structure for a novel modulation that spreads information using a group of Walsh codes is proposed. 
Master Slave
Use of no additional analog circuit for the transmitter without a tri-state modem output reduces power consumption by removal of a switch circuit, which is required in TDD systems. The use of a set of Walsh codes moves the signal spectrum out of the low frequency band below 5 MHz, where electromagnetic waves from various appliances are strongly induced on the human body. The combination of the finite gain bandwidth of the amplifier and hysteresis of the comparator eliminates high-frequency noise, and thus the receiver is implemented using a low-pass filter instead of a bandpass filter.
Chip-level decision in a spread spectrum by using a comparator does not allow the received data to be sampled at a high sampling rate and reduces the power consumption. In addition, while maintaining the receiver architecture, modification of the spreading code can easily change the data rate and increase it beyond 10 Mbps. In comparison with prior works [5] , [6] , in terms of circuit complexity, the proposed architecture is expected to allow low power consumption, although this has not been demonstrated at the chip level in this paper. The transceiver for FSDT has not only low sensitivity of −74 dBm but also a wide dynamic range of over 82 dB. The use of a CDR as a local oscillator in transmit mode periodically initializes the recovered clock on the center frequency and prevents drift of frequency between the master and slave. The prototype dongle-USB-connected UMPCs held in opposite hands transfer video and audio data through a human body at 2 Mbps with a packet error rate of 10 -6
